In this paper, an all-digital Power Amplifier (PA) that is tunable and fully-integrated on chip using 0.18 µm CMOS is presented. The PA is designed using all-digital output-connected inverters controlled by a multi-phase clock generated using a multi-stage phase interpolator. Experimentally, in addition to the advantage of being alldigital and tunable, the PA consumed around 0.03 mW/MHz, which is less than power consumed in recently proposed designs.
Introduction
Research of wireless communication is emerging and increasing rapidly, and many researchers are working on designing better wireless transceivers that consume less power. The problem with currently proposed transceivers is that their front-ends usually contain analog components that consume higher power, have higher design complexity, and are less immune to noise. Based on that, it was important to research an all-digital front-end approach, as digital design is well known for its full-integration capabilities, higher noise immunity and smoother transfer to other process technologies [1] .
In [2] , a wireless transceiver was presented that successfully achieves communication using only all-digital components. But the lack of an all-digital PA then limited its communication range to only a couple of centimeters. In this paper, an all-digital PA is presented, which uses all-digital inverters controlled by an 8-phase clock generated using all-digital Phase-Interpolator (PI) circuits, and is experimentally measured using 0.18 µm CMOS. Attaching this PA to the transceiver in [2] is expected to increase its range a few centimeters more. This paper is divided into four main sections, including the introduction. In section 2 the architecture of the proposed PA is detailed, while section 3 contains its experimentally measured results. Section 4 contains the conclusion.
Proposed architecture
The output of the PA should be as ideal as possible to avoid the need for additional analog components to filter the harmonics. As shown in Fig. 1 (a) and Fig. 1 (b) , an 8-phase clock, generated from a multi-stage PI, is used to control the PA, which is designed using 8 output-connected all-digital inverters. The outputs of these inverters are tied together, and form the output of the transmitter itself which will be connected to an on-chip coil that will be used for near-field communication [2] .
These inverters vary in size to shape the output, and are switched in turn by the 8-phase clock. As shown in Fig. 1 (c) , output current will be flowing from VDD to the load resistance (R load ) through the inverters that has a high output. The P-transistor in any inverter is designed to be multiple times bigger in size than the N-transistor to make P's resistance (R P ) less than N's (R N ). It is also expected that R load will be much smaller than R N because the PA will be connected to an on-chip inductor that has a small parasitic resistance of only a few ohms, which will make most of the current flow to GND through R load rather than the N-transistors.
When all inverters have a high output, current will be flowing from VDD through all R P resistances and R load to GND. One inverter is then switched inverters. The input is controlled by an 8-phase clock, and the output is expected to be an analog sine wave.
OFF, removing one path for the current from VDD and thus decreasing the amount of current flowing into R load . In addition, less current will be flowing into R load as R N will form an additional path for the current to GND. But as R N is much bigger than R load , the major part of the current still flows to the output, preserving the efficiency of the PA. The inverters then keep switching OFF in turn, before switching ON again one after another and repeat the operation. Fig. 1 (c) also shows capacitances C P total and C N total , which are expected to be seen at the output. These capacitances represent the total capacitance expected to be seen in any stage during the operation. Such capacitance will not allow the abrupt change in the voltage at the output as transistors switch, and will always charge and discharge the output in a time-continuous manner. This forces the output to have the desired continuous sine wave shape, making the PA suitable for use with the transceiver in [2] , as shown in the following section.
The inverters of the PA are controlled by an 8-phase clock that switches them in turn. The 8 phases of the clock are generated using a PI circuit that takes two clocks as an input and generate a third that has a phase between the original two clocks. The PI circuit detailed in [3] , and shown in Fig. 1 (d) , shows high phase-resolution, less dependance on process variation and higher tunability range. When the circuit described in [3] was used multiple times, 8 clock phases could be generated from an original clock, as shown in Fig. 1 (a) .
Experimental results
This PA was designed using 0.18 µm CMOS process along with the transceiver mentioned in [2] , then the fabricated chip, shown in Fig. 2 (a) , was tested experimentally. Fig. 2 (b) shows an example of the spectrum of the output carrier at 900 MHz when no data is modulated on the carrier. The output reached −46 dBm at center frequency, and −75 dBm and −70 dBm at the second and third harmonics, respectively. When the carrier is modulated with 3 Mbps data, a bandwidth of 7 MHz could be seen at the center frequency. The total power consumed in the circuit was around 0.03 mW/MHz, and the output could be tuned from 400 MHz to 900 MHz, as shown in Fig. 2 (c) by changing VDD from 1.1 to 1.8.
The range of the transceiver mentioned in [2] and included on-chip with the PA reached around 7 cm, which is a significant increase achieved by adding the PA. After 7 cm, carrier starts to fade as it reaches a level near the background noise. Such range allows us to use the transceiver system in a near-field application. Table I shows a comparison between this work and other proposed PA designs. Our PA has the advantage of being tunable and consuming less power per MHz, while using only all-digital components.
Conclusion
In this paper, an all-digital PA that is fully integrated on chip using 0.18 µm CMOS was presented. Experimentally, the PA consumed 0.03 mW/MHz, and could be tuned from 400 MHz to 900 MHz, which are the advantages it has over recent research. This all-digital PA will be included as a front-end for an all-digital wireless transceiver, to be used in near-field communication. 
